{"id":12,"date":"2024-12-29T18:56:50","date_gmt":"2024-12-29T18:56:50","guid":{"rendered":"https:\/\/egco.org\/digital\/?page_id=12"},"modified":"2025-01-06T02:04:07","modified_gmt":"2025-01-06T02:04:07","slug":"egco232-digital-circuit-design-lab","status":"publish","type":"page","link":"https:\/\/egco.org\/digital\/?page_id=12","title":{"rendered":"EGCO232 Digital Circuit Design Lab"},"content":{"rendered":"
\n \n
\n \n \n
\n \n
\n \n
\n \n
\n
\n \n \n
\n \n
\n \n
\n \n \n

General Information <\/h2>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n
\n \n
\n \n
\n
\n \n \n
\n \n
\n <\/span><\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n
\n \n
\n \n
\n
\n \n \n
\n \n
\n \n \n
\n

Course Code:<\/strong><\/p>\n

Course Title:<\/strong><\/p>\n

Credit:<\/strong><\/p>\n

Prerequisites:<\/strong><\/p>\n

Course Type:<\/strong><\/p>\n

Time and Room:<\/strong><\/p>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n

\n
\n \n \n
\n \n
\n \n \n
\n

EGCO232<\/p>\n

Digital Circuit Design Lab.<\/p>\n

1 (0-3-1)<\/p>\n

None<\/p>\n

Core Course<\/p>\n

Thursday, 13:00 – 16:00 Room No. 6273<\/p>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n

\n \n
\n \n
\n
\n \n \n
\n \n
\n \n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n
\n \n
\n \n
\n
\n \n \n
\n \n
\n \n
\n \n \n

Course Description<\/h2>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n
\n \n
\n \n
\n
\n \n \n
\n \n
\n <\/span><\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n
\n \n
\n \n
\n
\n \n \n
\n \n
\n \n \n
\n

Digital Circuit Design, Basic Gates, Boolean Algebra, Combination Logic Circuit Design (e.g. Decoder, Encoder, Multiplexer, and Comparator circuits), Logic Minimization, Number Systems, Binary Codes, Flip-Flops and register, Counter\n Circuits, Synchronous and Asynchronous Circuit Design, A\/D and D\/A converters, Memory Organization.<\/p>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n

\n \n
\n \n
\n
\n \n \n
\n \n
\n \n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n
\n \n
\n \n
\n
\n \n \n
\n \n
\n \n
\n \n \n

Grading<\/h2>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n
\n \n
\n \n
\n
\n \n \n
\n \n
\n <\/span><\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n
\n \n
\n \n
\n
\n \n \n
\n \n
\n \n \n
\n

Lab.<\/p>\n

Lab. Exam.<\/p>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n

\n
\n \n \n
\n \n
\n \n \n
\n

50%<\/p>\n

50%<\/p>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n

\n \n
\n \n
\n
\n \n \n
\n \n
\n \n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n
\n \n
\n \n
\n
\n \n \n
\n \n
\n \n
\n \n \n

Tentative Schedule<\/h2>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n
\n \n
\n \n
\n
\n \n \n
\n \n
\n <\/span><\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n
\n \n
\n \n
\n
\n \n \n
\n \n
\n \n \n
\n

Week<\/strong><\/p>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n

\n
\n \n \n
\n \n
\n \n \n
\n

Lab.<\/strong><\/p>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n

\n
\n \n \n
\n \n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n
\n \n
\n \n
\n
\n \n \n
\n \n
\n <\/span><\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n
\n \n
\n \n
\n
\n \n \n
\n \n
\n \n \n
\n

1<\/p>\n

2<\/p>\n

3<\/p>\n

4<\/p>\n

5<\/p>\n

6<\/p>\n

7<\/p>\n

8<\/p>\n

9<\/p>\n

10<\/p>\n

11<\/p>\n

12<\/p>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n

\n
\n \n \n
\n \n
\n \n \n
\n

Introduction to Digital Circuit Design Lab.<\/p>\n

Lab.1 Basic Logic Gates<\/p>\n

Lab.2 Combinational Logic Circuits<\/span><\/p>\n

Lab.3 Digital Arithmetic: Adder<\/span><\/p>\n

Lab.4 Digital Arithmetic: Subtractor<\/span><\/p>\n

Lab.5 <\/span>Decoder\/Encoder<\/p>\n

Lab.6 MUX\/DEMUX<\/p>\n

Lab.7 Flip-Flips I<\/span><\/p>\n

Lab.8 Flip-Flips II<\/span><\/p>\n

Lab.9 Counters<\/p>\n

Lab.10 Shift Register<\/p>\n

Lab. Exam<\/p>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n

\n
\n \n \n
\n \n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n
\n \n
\n \n
\n
\n \n \n
\n \n
\n <\/span><\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n <\/div>\n<\/div>","protected":false},"excerpt":{"rendered":"

General Information  Course Code: Course Title: Credit: Prerequisites: Course Type: Time and Room: EGCO232 Digital Circuit Design Lab. 1 (0-3-1) None Core Course Thursday, 13:00 – 16:00 Room No. 6273 Course Description Digital Circuit Design, Basic Gates, Boolean Algebra, Combination Logic Circuit Design (e.g. Decoder, Encoder, Multiplexer, and Comparator circuits), Logic Minimization, Number Systems, Binary […]<\/p>\n","protected":false},"author":1,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"page-templates\/full-width-page.php","meta":{"footnotes":""},"class_list":["post-12","page","type-page","status-publish","hentry"],"_links":{"self":[{"href":"https:\/\/egco.org\/digital\/index.php?rest_route=\/wp\/v2\/pages\/12","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/egco.org\/digital\/index.php?rest_route=\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/egco.org\/digital\/index.php?rest_route=\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/egco.org\/digital\/index.php?rest_route=\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/egco.org\/digital\/index.php?rest_route=%2Fwp%2Fv2%2Fcomments&post=12"}],"version-history":[{"count":9,"href":"https:\/\/egco.org\/digital\/index.php?rest_route=\/wp\/v2\/pages\/12\/revisions"}],"predecessor-version":[{"id":401,"href":"https:\/\/egco.org\/digital\/index.php?rest_route=\/wp\/v2\/pages\/12\/revisions\/401"}],"wp:attachment":[{"href":"https:\/\/egco.org\/digital\/index.php?rest_route=%2Fwp%2Fv2%2Fmedia&parent=12"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}